Applying x-ray microscopy and finite element modeling to identify the mechanism of stress-assisted void growth in through-silicon vias
Authors:
- 1 September 2011
- journal article
- conference paper
- Published by AIP Publishing in Journal of Applied Physics
- Vol. 110 (5) , 053502
Abstract
Fabricating through-silicon vias (TSVs) is challenging, especially for conformally filled TSVs, often hampered by the seam line and void inside the TSVs. Stress-assisted void growth in TSVs has been studied by finite element stress modeling and x-ray computed tomography (XCT). Because x-ray imaging does not require TSVs to be physically cross-sectioned, the same TSV can be imaged before and after annealing. Using 8 keV laboratory-based XCT, voids formed during copper electroplating are observed in as-deposited samples and void growth is observed at the void location after annealing. We hypothesize that the mechanism generating voids is hydrostatic stress-assisted void growth. Stresses in a copper-filled TSV with a pre-existing void were simulated by finite element methods. The peaks of the hydrostatic stress and its gradient are shown to be around the edge of the void. Comparing simulated results and experimental data shows that void growth in TSVs is stress-assisted: vacancies diffuse and coalesce at the void as a result of the hydrostatic stress gradient.Keywords
This publication has 18 references indexed in Scilit:
- Temperature-dependent stress-induced voiding in dual-damascene Cu interconnectsMicroelectronics Reliability, 2008
- X-ray computed tomography in Zernike phase contrast mode at 8 keV with 50-nm resolution using Cu rotating anode X-ray sourceZeitschrift für Kristallographie - Crystalline Materials, 2007
- Hydrostatic stress and hydrostatic stress gradients in passivated copper interconnectsMaterials Science and Engineering: A, 2006
- A model for electromigration-induced degradation mechanisms in dual-inlaid copper interconnects: Effect of interface bonding strengthJournal of Applied Physics, 2004
- Stress-induced voiding and its geometry dependency characterization2003
- Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structuresJournal of Applied Physics, 2003
- Measurement of elastic modulus, Poisson ratio, and coefficient of thermal expansion of on-wafer submicron filmsJournal of Applied Physics, 1999
- Thermal expansion and lattice parameters of group IV semiconductorsMaterials Chemistry and Physics, 1996
- LibraryMRS Bulletin, 1995
- A study of stress-driven diffusive growth of voids in encapsulated interconnect linesJournal of Materials Research, 1992