Code-Dependent and Architecture-Dependent Reliability Behaviors
Authors:
- Vinicius FratinVFVinicius Fratin
- Daniel OliveiraDODaniel Oliveira
- Caio LunardiCLCaio Lunardi
- Fernando SantosFSFernando Santos
- Gennaro RodriguesGRGennaro Rodrigues
- Paolo RechPRPaolo Rech
- 1 June 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 13-26
Abstract
The increased need for computing capabilities and higher efficiency have stimulated industries to make available in the market novel architectures with increased complexity. The variety of codes that need to be executed combined with the complexity of novel architectures introduces challenges in the reliability evaluation of computing systems and applications. This paper compares the reliability behaviors of six different architectures (an Intel co-processor, three NVIDIA GPUs, an AMD APU, an embedded ARM) executing eight different codes. To support our evaluation, we present and discuss experimental beam data that covers a total of more than 352,000 years of natural exposure and fault-injection analysis based on a total of more than 120,000 injections. We first quantify both the Silent Data Corruptions and the Detected Unrecoverable Errors rates. Then, we qualify observed errors considering the difference between the corrupted and expected values as well as the portion of the output that has been corrupted. From these analyses, we identify the reliability characteristics which are related to the underlying hardware and the intrinsic behaviors of the executed code. Finally, we discuss the implications of the device- and code-dependent reliability behaviors for approximate computing. We analyze the benefits, in term of reduced error rate, of a relaxed output correctness.Keywords
This publication has 26 references indexed in Scilit:
- Experimental and analytical study of Xeon Phi reliability2017
- Reliability Analysis of Operating Systems and Software Stack for Embedded SystemsIEEE Transactions on Nuclear Science, 2016
- Study of Neutron Soft Error Rate (SER) Sensitivity: Investigation of Upset Mechanisms by Comparative Simulation of FinFET and Planar MOSFET SRAMsIEEE Transactions on Nuclear Science, 2015
- System Design Framework and Methodology for Xilinx Virtex FPGA Configuration ScrubbersIEEE Transactions on Nuclear Science, 2014
- Classifying soft error vulnerabilities in extreme-Scale scientific applications using a binary instrumentation tool2012
- Comparison of Combinational and Sequential Error Rates for a Deep Submicron ProcessIEEE Transactions on Nuclear Science, 2011
- 3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs2010
- Rodinia: A benchmark suite for heterogeneous computing2009
- Dependability Analysis of Nano-scale FinFET circuits2006
- A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor2003