A simple short-channel MOSFET model and its application to delay analysis of inverters and series-connected MOSFETs
Authors:
- T. SakuraiTST. Sakurai
- A.R. NewtonANA.R. Newton
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 105-108
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETsIEEE Journal of Solid-State Circuits, 1988
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Hot-carrier generation in submicrometer VLSI environmentIEEE Journal of Solid-State Circuits, 1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Signal Delay in RC Tree Networks1981
- The Simulation of MOS Integrated Circuits Using SPICE21980