A 55–64-GHz Low-Power Small-Area LNA in 65-nm CMOS With 3.8-dB Average NF and ~12.8-dB Power Gain
- 24 January 2019
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Microwave and Wireless Components Letters
- Vol. 29 (2) , 128-130
Abstract
This letter presents a low-power small-footprint low-noise amplifier (LNA) that operates over the frequency band of 55-64 GHz. Using a resistor between bulk and substrate (ground) nodes, these two nodes are isolated. This bulk isolation technique is introduced to achieve the maximum gain of the transistor at the desired frequency band. Also, a methodology is proposed to determine the optimal size of transistors to achieve the maximum possible gain. As a proof of concept, the proposed LNA is fabricated in a 65-nm bulk CMOS process, and the design features 12.8 ± 0.5 dB power gain and an average noise figure of 3.8 dB. The output 1-dB compression point of the LNA is -6 dBm. The LNA consumes 8.8 mW from a 1-V supply and excluding the pads occupies a silicon area of 0.23 mm 2 .Keywords
Funding Information
- Natural Sciences and Engineering Research Council of Canada
- Intel Corporation
This publication has 9 references indexed in Scilit:
- A 60-GHz Coplanar Waveguide-Based Bidirectional LNA in SiGe BiCMOSIEEE Microwave and Wireless Components Letters, 2017
- A wideband 60 GHz LNA with 3.3 dB minimum noise figure2017
- 60 GHz low‐power LNA with high g m × R out transconductor stages in 65 nm CMOSElectronics Letters, 2017
- 60 GHz CMOS gain‐boosted LNA with transformer feedbacked neutraliserElectronics Letters, 2015
- Millimeter-Wave Low-Noise Amplifier Design in 28-nm Low-Power Digital CMOSIEEE Transactions on Microwave Theory and Techniques, 2015
- 3.88 dB NF 60 GHz CMOS UWB LNA with small group‐delay‐variationElectronics Letters, 2013
- A Fully Integrated 0.18-$\mu{\hbox {m}}$ CMOS Transceiver Chip for $X$-Band Phased-Array SystemsIEEE Transactions on Microwave Theory and Techniques, 2012
- ESD Protection Design for 60-GHz LNA With Inductor-Triggered SCR in 65-nm CMOS ProcessIEEE Transactions on Microwave Theory and Techniques, 2012
- An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receiversIEEE Journal of Solid-State Circuits, 2004