A 40GHz DLL-Based Clock Generator in 90nm CMOS Technology
Authors:
- 1 February 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 178-595
Abstract
A 2-to-5GHz multi-phase multi-period-locked DLL is fabricated in a 90nm CMOS technology. At 5GHz, the measured rms jitter is 0.874ps and the peak-to-peak jitter is 7.56ps. The multi-phase DLL is used for a 40GHz clock generator. The core area is 0.374times0.326mm 2 and the power consumption is 45mW at 1V.Keywords
This publication has 4 references indexed in Scilit:
- The Design and Analysis of a DLL-Based Frequency Synthesizer for UWB ApplicationIEEE Journal of Solid-State Circuits, 2006
- A CMOS 50% duty cycle repeater using complementary phase blending2002
- A wide-range delay-locked loop with a fixed latency of one clock cycleIEEE Journal of Solid-State Circuits, 2002
- A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applicationsIEEE Journal of Solid-State Circuits, 2000