The CASE tool for programming of the multi-core System-on-a-Chip with the data flow computation control
- 20 March 2017
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 7, 000165-000168
Abstract
The paper describes Computer Aided Software Engineering (CASE) tool, that supports programming of the experimental multi-core tile based System-on-a-Chip (SoC). SoC comprises cores, which are based on the data flow computation control principle. Proposed CASE tool allows creation of the program code in graphical form using Data Flow Graph (DFG) or in text representation using assembly language or machine code. Automatic transformations between those representations are supported. CASE tool brings sequential, mask based and global multi-mapping of the program code, which was introduced in our previous research. Another output lies in introduction of altered assembly language and machine code that allow multi-mapping of the program code on the instructions level. The aim of the solution lies in optimization of the program load phase in multi-core microprocessors that comprise tens or potentially hundreds of cores.Keywords
This publication has 9 references indexed in Scilit:
- The obfuscation efficiency measuring schemes2016
- Subgraph Colouring Technique for Computer with Data Driven Computation ModelActa Informatica Pragensia, 2013
- Memory management for many-core processors with software configurable locality policies2012
- Double Input Operators of the DF KPI SystemActa Electrotechnica et Informatica, 2011
- Data flow graph mapping techniques of computer architecture with data driven computation model2011
- Handling the problems and opportunities posed by multiple on-chip memory controllers2010
- NTPT2010
- An evaluation of the TRIPS computer system2009
- WaveScalar2003