A 1 V CMOS programmable accurate charge pump with wide output voltage range

This publication has 22 references indexed in Scilit:

• A very-high output impedance charge pump for low-voltage low-power PLLs
  Microelectronics Journal, 2009
• A low-power phase-locked loop for UWB applications
  Analog Integrated Circuits and Signal Processing, 2007
• A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking
  IEEE Journal of Solid-State Circuits, 2006
• A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-/spl mu/m CMOS
  IEEE Journal of Solid-State Circuits, 2004
• A single-chip digitally calibrated 5.15~5.825-GHz 0.18-μm CMOS transceiver for 802.11a wireless LAN
  IEEE Journal of Solid-State Circuits, 2003
• A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800
  IEEE Journal of Solid-State Circuits, 2002
• A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop
  IEEE Journal of Solid-State Circuits, 2002
• Charge pump with perfect current matchingcharacteristics in phase-locked loops
  Electronics Letters, 2000
• A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver
  IEEE Journal of Solid-State Circuits, 2000
• A fully integrated CMOS DCS-1800 frequency synthesizer
  IEEE Journal of Solid-State Circuits, 1998