Analysis of Secure Caches Using a Three-Step Model for Timing-Based Attacks
- 20 November 2019
- journal article
- research article
- Published by Springer Nature in Journal of Hardware and Systems Security
- Vol. 3 (4) , 397-425
Abstract
No abstract availableKeywords
Funding Information
- National Science Foundation (1813797)
- National Science Foundation (1813797)
- National Science Foundation (1813797)
- Semiconductor Research Corporation (2844.001)
- Semiconductor Research Corporation (2844.001)
- Semiconductor Research Corporation (2844.001)
This publication has 39 references indexed in Scilit:
- MI62019
- Cache timing side-channel vulnerability checking with computation tree logic2018
- Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses2018
- Rigorous analysis of software countermeasures against cache attacksACM SIGPLAN Notices, 2017
- Flush+Flush: A Fast and Stealthy Cache Attack2016
- CacheAuditACM Transactions on Information and System Security, 2015
- PRINCE – A Low-Latency Block Cipher for Pervasive Computing Applications2012
- The gem5 simulatorACM SIGARCH Computer Architecture News, 2011
- Cache-Collision Timing Attacks Against AES2006
- Trace-Driven Cache Attacks on AES (Short Paper)2006