Improving FPGA NoC performance using virtual cut-through switching technique
- 1 December 2015
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-6
Abstract
FPGA capacity has grown rapidly and emerging large applications comprise a large number of hard and soft modules. The communication among these modules requires high demand from fabric interconnect, causing routing congestion and performance degradation. This problem will be more pronounced with process scaling since the technology is not improving wire resistance. A general technique to reduce interconnect demand is sharing the wires; Network-on-Chip (NoC) is a systematic method for sharing wires. Several NoC implementations have been proposed for FPGAs in the literature, but most are designed with assumptions carried over from ASIC NoCs. In this work we examine these assumptions and modify them when necessary to customize a soft NoC for FPGAs. We developed a NoC that is tuned for FPGAs and compared it to existing NoCs in the literature. The proposed soft NoC provides 12% to 58% higher throughput per link depending on the settings. This additional throughput comes with 5% to 19% reduction in area.Keywords
This publication has 12 references indexed in Scilit:
- Low-Latency, Low-Area Overhead and High Throughput NoC Architecture for FPGA Based Computing System2014
- Design tradeoffs for hard and soft FPGA-based Networks-on-Chip2012
- Small virtual channel routers on FPGAs through block RAM sharing2012
- Generic Low-Latency NoC Router Architecture for FPGA Computing Systems2011
- MoCReS: an Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems2007
- LiPaR2005
- Highly scalable network on chip for reconfigurable systems2004
- Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs2002
- Support for multiple classes of traffic in multicomputer routers1994
- Virtual-channel flow controlIEEE Transactions on Parallel and Distributed Systems, 1992