A 475-nW Area-Efficient Programmable Analog Feature Extraction Filterbank for Audio Classification
- 12 February 2026
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. PP (00189200) , 1-15
Abstract
Audio classification in edge devices has many applications and can be implemented at varying levels of complexity, typically consisting of a feature extractor followed by a classifier. Such devices are often always-on, constantly listening to their surroundings, and have a small form factor; therefore, they require low-power operation and high area efficiency. A passive switched-capacitor (SC)-based analog feature extractor (AFEx) is good for programmability and energy efficiency. However, it suffers from area inefficiency due to the large capacitors needed to reduce $kT/C$ noise. To address this issue, a 16-channel analog $N$ -path filterbank with an amplifier and a feedback Miller capacitor is designed, significantly reducing the physical capacitance on chip by a factor of 30 compared to not using a Miller capacitor while achieving the same noise performance, and by a factor of 8 compared to the state-of-the-art (SOTA). The same amplifier also provides gain, eliminating the need for a low-noise amplifier (LNA) at the front end. Each $N$ -path filter uses only two paths with 50% duty-cycled clocks, simplifying clock generation and reducing power consumption. Moreover, all clock frequencies are derived from only a single 32.768-kHz low-power system clock. Using the zero-IF output of the two-path filter for amplitude extraction allows filtering and mixing to be reduced into a single step. The 65-nm low-power CMOS chip consumes 475nW, comparable to other works in the literature. However, this work includes amplification and uses only 12% of the capacitance per channel of other SC-based AFExs, making it more area efficient. The total input-referred noise (IRN) is $120~{\mu }$ VRMS, which is equivalent to a signal-to-noise ratio (SNR) of 18dB for ~1-m speaker–microphone distance. Competitive maximum classification accuracy of 87.2% for keyword spotting (KWS) is achieved, as well as a classification accuracy robustness of >70% for an input voltage range from 1 to ~260mVRMS (~50-dB SNR range) on the Google Speech Command Dataset (GSCD) for a 12-class (ten keywords) detection using a lightweight software classifier.Keywords
Funding Information
- Project Analog Approximate Accelerators (17703)
- Research open technology programme (OTP) through the Dutch Research Council
This publication has 41 references indexed in Scilit:
- An 8.62μW 75dB-DRSoC End-to-End Spoken-Language-Understanding SoC With Channel-Level AGC and Temporal-Sparsity-Aware Streaming-Mode RNN2025
- 17.8 0.4V 988nW Time-Domain Audio Feature Extraction for Keyword Spotting Using Injection-Locked Oscillators2024
- Analog Front-End Circuits for MEMS Microphones2023
- Far-Field Automatic Speech RecognitionProceedings of the IEEE, 2020
- Laika: A 5uW Programmable LSTM Accelerator for Always-on Keyword Spotting in 65nm CMOS2018
- N-path filters and mixer-first receivers: A review2017
- A Passive Mixer-First Receiver With Digitally Controlled and Widely Tunable RF InterfaceIEEE Journal of Solid-State Circuits, 2010
- LPCW: An LPC vocoder with linear predictive spectral warping2005
- Future of analog in the VLSI environment2002
- A CMOS transconductance-C filter technique for very high frequenciesIEEE Journal of Solid-State Circuits, 1992