Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters
- 17 January 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 59 (7) , 1373-1383
Abstract
A novel technique for the digital background calibration of time-interleaved analog-to-digital converters is proposed. The technique corrects at the same time for both errors due to gain, offset and timing mismatches among the time-interleaved channels and errors due to nonlinearities in the channels, for instance due to capacitor mismatches in switched capacitor implementations. This feature, together with the use of the recursive least mean squares algorithm, makes the technique particularly fast (12 bits of accuracy can be achieved after about 4000 samples for a two-channel converter). The proposed calibration technique employs wideband differentiators, thus enabling digital background calibration of timing skews even with wideband input signals. Besides, undersampled differentiator filters are proposed, and it is shown that the technique is capable of calibrating undersampling converters by estimating the derivative of wideband input signals even outside the first Nyquist band.Keywords
This publication has 24 references indexed in Scilit:
- A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory ErrorsIEEE Journal of Solid-State Circuits, 2010
- LMS calibration of sampling timing for time-interleaved A/D convertersElectronics Letters, 2009
- Polyphase Nonlinear Equalization of Time-Interleaved Analog-to-Digital ConvertersIEEE Journal of Selected Topics in Signal Processing, 2009
- Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital ConvertersIEEE Journal of Selected Topics in Signal Processing, 2009
- Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCsIEEE Transactions on Circuits and Systems II: Express Briefs, 2008
- A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background CalibrationIEEE Journal of Solid-State Circuits, 2007
- Digital differentiator design using fractional delay filter and limit computationIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital ConverterIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- Background calibration techniques for multistage pipelined ADCs with digital redundancyIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003