Low voltage swing circuits for low dissipation busses
Authors:
- G.C. CardarilliGCG.C. Cardarilli
- M. SalmeriMSM. Salmeri
- A. SalsanoASA. Salsano
- O. SimonelliOSO. Simonelli
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 1868-1871
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Low-power CMOS/BiCMOS drivers and receivers for on-chip interconnectsIEEE Journal of Solid-State Circuits, 1995
- Half-swing clocking scheme for 75% power saving in clocking circuitryIEEE Journal of Solid-State Circuits, 1995
- An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI'sIEEE Journal of Solid-State Circuits, 1995
- A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop schemeIEEE Journal of Solid-State Circuits, 1994
- Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuitsIEEE Journal of Solid-State Circuits, 1993
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992