Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics Applications
- 11 June 2019
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 54 (9) , 2375-2387
Abstract
We present the architectural, circuit topology, transistor-level schematics, and layout design considerations for the highest sampling-rate single-chip ADC reported to date in any semiconductor technology. The circuit uses a 2x time-interleaved architecture integrating two track-and-hold amplifiers, each driving a 5-bit flash sub-ADC sampled at 64 GHz in antiphase. For testing purposes, the chip also incorporates a time-interleaved 128-GS/s thermometer-coded 5-bit current steering DAC. The performance of the ADC-DAC combo, including the SFDR and the effective number of bits of 4 bits up to 32-GHz input signals, was characterized on die and includes the impact of the DAC. The power consumption and layout footprint of the ADC, critical for operation at 128 GS/s, were minimized by employing novel 1-mA Cherry-Hooper comparators and quasi-current-mode logic MOS-HBT latches with active peaking, which reduced the footprint of each of the 64 ADC-lanes to 10 μm x 70 μm. The total power consumption of the ADC is 1.25 W and the total die area of the ADC-DAC chip is 1.1 mm x 1.9 mm.Keywords
Funding Information
- Mitacs
This publication has 21 references indexed in Scilit:
- 14nm FinFET technology for analog and RF applications2017
- Silicon Millimeter-Wave, Terahertz, and High-Speed Fiber-Optic Device and Benchmark Circuit Scaling Through the 2030 ITRS HorizonProceedings of the IEEE, 2017
- Advanced Si/SiGe HBT architecture for 28-nm FD-SOI BiCMOS2016
- A 108GS/s track and hold amplifier with MOS-HBT switch2016
- Implementation of Low-Power 6–8 b 30–90 GS/s Time-Interleaved ADCs With Optimized Input Bandwidth in 32 nm CMOSIEEE Journal of Solid-State Circuits, 2016
- SiGe HBT Technology: Future Trends and TCAD-Based RoadmapProceedings of the IEEE, 2016
- Design Considerations for a 6 Bit 20 GS/s SiGe BiCMOS Flash ADC Without Track-and-HoldIEEE Journal of Solid-State Circuits, 2014
- 22.3 A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI technology2014
- Advances in High-Speed DACs, ADCs, and DSP for Software Defined Optical Modems2013
- A 60-dB gain, 55-dB dynamic range, 10-Gb/s broad-band SiGe HBT limiting amplifierIEEE Journal of Solid-State Circuits, 1999