Time-Interleaved Switched Emitter Followers to Extend Front-End Sampling Rates to up to 200 GS/s
- 29 July 2022
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 57 (9) , 2599-2610
Abstract
Optical transceivers with more than 50 GBd are now being deployed, while the use of more than 100 GBd is currently under investigation. CMOS components, such as the analog-to-digital converter (ADC) in the receiver path, can be highly parallelized for higher sampling rates but are difficult to scale toward higher analog bandwidths. Thus, the hybrid integration of front-end circuits with the function of a bandwidth gearbox in other semiconductor technologies is an interesting research topic. In this article, we show an example of a time-interleaved analog demultiplexer (ADeMUX) with four track-and-hold (T/H) circuits based on switched emitter followers (SEFs) in a 90-nm silicon-germanium (SiGe)-Bipolar-CMOS (BiCMOS) technology for parallel operation of four CMOS ADCs. The 50% duty cycle of the clock signal facilitates its generation and can save power consumption in the clock path or enable higher sampling rates compared with the 25% duty-cycle clock of other ADeMUX architectures. We show that using switched preamplifiers in front of the SEFs can double the bandwidth of each T/H lane. Experimental verification shows up to 57-GHz input bandwidth while requiring only 16-GHz input bandwidth for each of the ADCs that can be connected to the four 32-GS/s output channels. The circuit achieves 3–6-bit accuracy and is suitable for 100-GBd signaling and beyond with pulse amplitude modulation. To demonstrate the capability of higher sampling rates, measurement results at 4 $\times $ 50 GS/s = 200 GS/s are provided as well although significant advancement of the measurement environment is needed for a complete evaluation.Keywords
Funding Information
- European Union within the ECSELJU H2020 project Towards Advanced BiCMOS Nanotechnology Platforms for RF and THz Applications (737454)
- German Federal Ministry of Education and Research (16ESE0210)
- German Research Foundation within the Priority Program SPP 2111 (BE2256/34-1)
This publication has 19 references indexed in Scilit:
- 8.6 A Highly Reconfigurable 40-97GS/s DAC and ADC with 40GHz AFE Bandwidth and Sub-35fJ/conv-step for 400Gb/s Coherent Optical Applications in 7nm FinFET2021
- SiGe HBTs and BiCMOS Technology for Present and Future Millimeter-Wave SystemsIEEE Journal of Microwaves, 2021
- 32-GS/s SiGe Track-and-Hold Amplifier with 58-GHz Bandwidth and −64-dBc to −29-dBc HD32020
- A SiGe HBT BiCMOS 1-to-4 ADC Frontend Enabling Low Bandwidth Digitization of 100 GBaud PAM4 DataJournal of Lightwave Technology, 2019
- A 70 GHz Small-signal Bandwidth 40 GS/s Track-and-Hold Amplifier in 130 nm SiGe BiCMOS Technology2019
- Design of a 55-nm SiGe BiCMOS 5-bit Time-Interleaved Flash ADC for 64-Gbd 16-QAM Fiberoptics ApplicationsIEEE Journal of Solid-State Circuits, 2019
- An improved switched-emitter-follower for high-resolution GS/s-rate track-and-hold amplifiers2016
- A 108GS/s track and hold amplifier with MOS-HBT switch2016
- 70 GSa/s and 51 GHz bandwidth track‐and‐hold amplifier in InP DHBT processElectronics Letters, 2013
- Fully bipolar, 120-Msample/s 10-b track-and-hold circuitIEEE Journal of Solid-State Circuits, 1992