Capacitor-Swapping Cyclic A/D Conversion Techniques With Reduced Mismatch Sensitivity
Authors:
- 22 December 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 55 (12) , 1219-1223
Abstract
This work proposes two capacitor-swapping techniques, random feedback-capacitor interchanging (RFCI) and averaging RFCI (ARFCI) techniques, for cyclic analog-to-digital converters (ADCs) to reduce the harmonic distortion caused by capacitor mismatch without trimming or calibration. The proposed RFCI and ARFCI techniques can be realized by simply rearranging the capacitor connections of the ADCs in different operation cycles. Hence, complicated circuits are not needed. The RFCI technique improves upon the spurious-free dynamic range (SFDR) of conventional ADCs without sacrificing the signal-to-noise-and-distortion ratio (SNDR). The ARFCI technique has better SNDR characteristics but less SFDR improvement than RFCI. With RFCI and ARFCI, the capacitor matching requirement is relaxed for high SFDR and the capacitance can then be reduced to meet the SNDR requirement, reducing the driving capability of the opamps, and thus reducing the total power and area of the ADCs. The prior commutated feedback-capacitor switching (CFCS) technique (see Yu , 1996) has less effect on the SFDR of cyclic ADCs but improves the signal-to-noise ratio (SNR). This work proposes a reconfigurable cyclic ADC architecture that can be easily reconfigured to operate with one of the RFCI, ARFCI, and CFCS techniques by a simple timing control circuit. This reconfigurable topology provides three conversion characteristics with one item of intellectual property (IP), rather than three separate IPs and thus greatly enhances the capabilities of cyclic ADCs.Keywords
This publication has 8 references indexed in Scilit:
- A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDRIEEE Journal of Solid-State Circuits, 2004
- A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibrationIEEE Journal of Solid-State Circuits, 2004
- A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converterIEEE Journal of Solid-State Circuits, 2002
- A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converterIEEE Journal of Solid-State Circuits, 1998
- A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADCIEEE Journal of Solid-State Circuits, 1996
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987
- A ratio-independent algorithmic analog-to-digital conversion techniqueIEEE Journal of Solid-State Circuits, 1984