Two new low-power Full Adders based on majority-not gates
Authors:
- Keivan NaviKNKeivan Navi
- Mohammad Hossein MoaiyeriMMMohammad Hossein Moaiyeri
- Reza Faghih MirzaeeRMReza Faghih Mirzaee
- Omid HashemipourOHOmid Hashemipour
- Babak Mazloom NezhadBNBabak Mazloom Nezhad
- 1 January 2009
- journal article
- Published by Elsevier in Microelectronics Journal
- Vol. 40 (1) , 126-130
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- A Novel Reversible BCD Adder For Nanotechnology Based SystemsAmerican Journal of Applied Sciences, 2008
- Low-Power and High-Performance 1-Bit CMOS Full-Adder CellJournal of Computers, 2008
- On the Reliability of Majority Gates Full AddersIEEE Transactions on Nanotechnology, 2008
- A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
- A Novel Multiplexer-Based Low-Power Full AdderIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2004
- Low-power single-bit full adder cellsCanadian Journal of Electrical and Computer Engineering, 2003
- Performance analysis of low-power 1-bit CMOS full adder cellsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Low-voltage low-power CMOS full adderIEE Proceedings - Circuits, Devices and Systems, 2001
- Low-power logic styles: CMOS versus pass-transistor logicIEEE Journal of Solid-State Circuits, 1997
- Low-power design techniques for high-performance CMOS addersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995