FACT: A New Framework for Aging-Aware Circuits Critical Path Prediction With Enhanced Adaptability
- 1 November 2026
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 45 (11) , 5385-5398
Abstract
With the continuous scaling of integrated circuits, aging effects pose severe challenges to circuits’ timing analysis. Accurately predicting circuit delays after aging, thereby ensuring circuit reliability throughout its lifecycle, becomes increasingly critical. Identifying the critical path plays a crucial role in this procedure. This paper introduces FACT, a framework that integrates a GNN-based mixture of experts with a masked multi-modal attention mechanism to enhance adaptability. FACT dynamically assigns experts based on circuit inputs and leverages masked attention to capture and fuse multi-scale information across nodes, improving its generalization to unseen circuits. To the best of our knowledge, this framework is the first to achieve accurate prediction of cell delay while simultaneously predicting the critical path after aging. Experimental results show that FACT performs well in terms of accuracy, efficiency, interpretability, and transferability. The average prediction precision of cell delay reaches 93.25%, along with the average prediction accuracy of the critical path reaching 97.86%. Therefore, FACT provides a promising approach for the reliability-aware circuit design.Keywords
Funding Information
- National Natural Science Foundation of China (T2293704)
- National Key Research and Development Program of China (2023YFB4402204)
- Beijing Outstanding Young Scientist Program (JWZQ20240101004)
This publication has 20 references indexed in Scilit:
- Aging -aware Path Timing Prediction via Graph Representation Learning2024
- Aging-Aware Critical Path Selection via Graph Attention NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023
- Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical EffortIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022
- GNN4REL: Graph Neural Networks for Predicting Circuit Reliability DegradationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022
- Masked Autoencoders Are Scalable Vision Learners2022
- Deep H-GCN: Fast Analog IC Aging-Induced Degradation EstimationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021
- Machine Learning-Based Aging Analysis2019
- Variability-and reliability-aware design for 16/14nm and beyond technology2017
- MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below2010
- Trends and challenges in VLSI circuit reliabilityIEEE Micro, 2003