Test architecture design and optimization for three-dimensional SoCs
Authors:
- 1 April 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15301591,p. 220-225
Abstract
Core-based system-on-chips (SoCs) fabricated on three-dimensional (3D) technology are emerging for better integration capabilities. Effective test architecture design and optimization techniques are essential to minimize the manufacturing cost for such giga-scale integrated circuits. In this paper, we propose novel test solutions for 3D SoCs manufactured with die-to-wafer and die-to-die bonding techniques. Both testing time and routing cost associated with the test access mechanisms in 3D SoCs are considered in our simulated annealing-based technique. Experimental results on ITC'02 SoC benchmark circuits are compared to those obtained with two baseline solutions, which show the effectiveness of the proposed technique.Keywords
This publication has 19 references indexed in Scilit:
- Test-access mechanism optimization for core-based three-dimensional SOCs2008
- Scan chain design for three-dimensional integrated circuits (3D ICs)2007
- Processor Design in 3D Die-Stacking TechnologiesIEEE Micro, 2007
- Yield considerations in the choice of 3D technology2007
- Design space exploration for 3D architecturesACM Journal on Emerging Technologies in Computing Systems, 2006
- Multi-Frequency Test Access Mechanism Design for Modular SOC Testing2005
- A reconfigurable power-conscious core wrapper and its application to soc test scheduling2004
- A structured test re-use methodology for core-based system chips2002
- Wrapper design for embedded core test2002
- System-level performance evaluation of three-dimensional integrated circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000