Cryogenic-Aware Forward Body Biasing in Bulk CMOS
Open Access
- 29 November 2023
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 45 (2) , 152-155
Abstract
Cryogenic CMOS (cryo-CMOS) circuits are often hindered by the cryogenic threshold-voltage increase. To mitigate such an increase, a forward body biasing (FBB) technique in bulk CMOS is proposed, which can operate up to the nominal supply without problematic leakage currents, thanks to the larger diode turn-on voltage at cryogenic temperatures. As a result, traditional circuits, such as pass-gates, can operate down to 4.2 K, and their performance is augmented, e.g., digital circuits speeding up by 1.62× or lowering their energy per transition and energy-delay product by 4.24× and 2.33×, respectively. Unlike back biasing in FD-SOI, here all FBB voltages remain within the supplies, hence enabling on-chip and device-specific biasing. The proposed FBB technique thus represents a valuable design tool for bulk cryo-CMOS circuits.Keywords
Funding Information
- Intel
This publication has 19 references indexed in Scilit:
- Forward Body Bias Technique in DRAM Peripheral Transistor at Cryogenic Temperature for Quantum Computing Applications2023
- A 1-GS/s 6–8-b Cryo-CMOS SAR ADC for Quantum ComputingIEEE Journal of Solid-State Circuits, 2023
- A Fully Integrated Cryo-CMOS SoC for State Manipulation, Readout, and High-Speed Gate Pulsing of Spin QubitsIEEE Journal of Solid-State Circuits, 2021
- Characterization and Modeling of Self-Heating in Nanometer Bulk-CMOS at Cryogenic TemperaturesIEEE Journal of the Electron Devices Society, 2021
- Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic TemperaturesIEEE Journal of the Electron Devices Society, 2020
- Characterization and Modeling of Mismatch in Cryo-CMOSIEEE Journal of the Electron Devices Society, 2020
- Design and Characterization of a 28-nm Bulk-CMOS Cryogenic Quantum Controller Dissipating Less Than 2 mW at 3 KIEEE Journal of Solid-State Circuits, 2019
- Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 KIEEE Journal of the Electron Devices Society, 2018
- Cryo-CMOS Circuits and Systems for Quantum Computing ApplicationsIEEE Journal of Solid-State Circuits, 2017
- Revisiting MOSFET threshold voltage extraction methodsMicroelectronics Reliability, 2013