Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications
Open Access
- 1 September 2008
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 199-204
Abstract
This paper presents an innovative method that allows the use of dynamic partial reconfiguration combined with triple modular redundancy (TMR) in SRAM-based FPGAs fault-tolerant designs. The method uses large grain TMR with special voters capable of signalizing the faulty module, and check point states that allow the sequential synchronization of the recovered module. As a result, only the faulty domain is reconfigured, minimizing time and energy spent in the process. In addition, the use of check-point states avoids system downtime, since the synchronization of the recovered module is performed while the others are kept running. Experimental results show that the method has a reduced fault recovery time compared to the standard TMR implementation, maintaining the compatible area overhead and performance.Keywords
This publication has 5 references indexed in Scilit:
- Dynamic and Partial FPGA ExploitationProceedings of the IEEE, 2007
- Methods for Run-time Failure Recognition and Recovery in dynamic and partial Reconfigurable Systems Based on Xilinx Virtex-II Pro FPGAs2006
- On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs2005
- Designing fault-tolerant techniques for SRAM-based FPGAsIEEE Design & Test of Computers, 2004
- Basic mechanisms and modeling of single-event upset in digital microelectronicsIEEE Transactions on Nuclear Science, 2003