Toward Ideal On-Chip Communication Using Express Virtual Channels
Authors:
- 3 March 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 28 (1) , 80-90
Abstract
Current on-chip networks use a packet-switched design with a complex router at every hop, which imposes significant communication energy, delay, and throughput overhead. we propose reducing energy and delay, and increasing throughput, using express virtual channels. packets traveling along these virtual express lanes, which connect distant nodes in the network, bypass intermediate routers, significantly reducing router overhead.Keywords
This publication has 10 references indexed in Scilit:
- Introduction to the Cell multiprocessorIBM Journal of Research and Development, 2005
- Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and streams2004
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture2004
- Orion: a power-performance simulator for interconnection networks2003
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture2003
- Virtual-channel flow control2002
- A delay model and speculative architecture for pipelined routers2002
- Networks on chips: a new SoC paradigmComputer, 2002
- Route packets, net wires2001
- Virtual-channel flow control1990