Selective Hardening for Neural Networks in FPGAs
- 30 November 2018
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 66 (1) , 216-222
Abstract
No abstract availableKeywords
Funding Information
- CAPES Foundation, Ministry of Education
- CNPq Research Council, Ministry of Science and Technology
- Department of Energy of the United States
- Science and Technology Council, Oxfordshire OX11 0QX, U.K
This publication has 14 references indexed in Scilit:
- Understanding error propagation in deep learning neural network (DNN) accelerators and applications2017
- Evaluation and Mitigation of Soft-Errors in Neural Network-Based Object Detection in Three GPU Architectures2017
- Method to Analyze the Susceptibility of HLS Designs in SRAM-Based FPGAs Under Soft Errors2016
- High-Reliability FPGA-Based Systems: Space, High-Energy Physics, and BeyondProceedings of the IEEE, 2015
- Genetic neural network based data mining in prediction of heart disease using risk factors2013
- A concurrent neural network approach to pedestrian detection in thermal imagery2012
- Analysis of the robustness of the TMR architecture in SRAM-based FPGAsIEEE Transactions on Nuclear Science, 2005
- Fault-tolerant voting mechanism and recovery scheme for TMR FPGA-based systems2002
- Gradient-based learning applied to document recognitionProceedings of the IEEE, 1998
- THE USE OF MULTIPLE MEASUREMENTS IN TAXONOMIC PROBLEMSAnnals of Eugenics, 1936