Next-Generation Delta-Sigma Converters: Trends and Perspectives
- 2 December 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Emerging and Selected Topics in Circuits and Systems
- Vol. 5 (4) , 484-499
Abstract
This paper presents an overview of emerging circuits and systems techniques which are at the forefront of the state of the art in ΔΣ modulators, pushing their performance forward and giving rise to new generations of data converters. Among others, those strategies involving the development of new applications and paradigms-like RF/GHz-range ΔΣ digitisation, digital-assisted embedded loop filters, time-to-digital conversion and hybrid ΔΣ/Nyquist-rate architectures-are discussed, as well as the implications and design challenges derived from their integration in deep nanometer CMOS technologies. The envisioned ΔΣ techniques are presented in a systematic way around the main analog building blocks embedded in a ΔΣ modulator, i.e., the loop filter and the quantizer. Analysing the trends in the design of these blocks allows us to offer perspectives on how ΔΣ converters will evolve in the next years.Keywords
This publication has 81 references indexed in Scilit:
- A Reconfigurable $\Delta\Sigma$ ADC With Up to 100 MHz Bandwidth Using Flash Reference ShufflingIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Design Techniques for Wideband Single-Bit Continuous-Time $\Delta\Sigma$ Modulators With FIR Feedback DACsIEEE Journal of Solid-State Circuits, 2012
- RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\Delta\Sigma$ Modulator and Polyphase Decimation FilterIEEE Journal of Solid-State Circuits, 2012
- A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass $\Sigma \Delta$ ADC in 0.13 $\mu$m CMOSIEEE Journal of Solid-State Circuits, 2012
- A 900-MHz Direct Delta-Sigma Receiver in 65-nm CMOSIEEE Journal of Solid-State Circuits, 2010
- Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp TechniqueIEEE Journal of Solid-State Circuits, 2010
- A maximally-digital radio receiver front-end2010
- A continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to interferersIEEE Journal of Solid-State Circuits, 2004
- A 2-GHz analog-to-digital delta-sigma modulator for CDMA receivers with 79-dB signal-to-noise ratio in 1.23-MHz bandwidthIEEE Journal of Solid-State Circuits, 2004
- A 1.8-mW CMOS /spl Sigma//spl Delta/ modulator with integrated mixer for A/D conversion of IF signalsIEEE Journal of Solid-State Circuits, 2000