Lightweight secure PUFs
Authors:
- 1 November 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10923152,p. 670-673
Abstract
To ensure security and robustness of the next generation of Physically Unclonable Functions (PUFs), we have developed a new methodology for PUF design. Our approach employs integration of three key principles: (i) inclusion of multiple delay lines for creation of each response bit; (ii) transformations and combination of the challenge bits; and (iii) combination of the outputs from multiple delay lines; to create modular, easy to parameterize, secure and reliable PUF structures. Statistical analysis of the new structure and its comparison with existing PUFs indicates a significantly lower predictability, and higher resilience against circuit faults, reverse engineering and other security attacks.Keywords
This publication has 8 references indexed in Scilit:
- N-variant IC design2008
- Remote activation of ICs for piracy prevention and digital right management2006 IEEE/ACM International Conference on Computer Aided Design, 2007
- Trusted design in FPGAsProceedings of the 39th conference on Design automation - DAC '02, 2007
- Physically Unclonable Function-Based Security and Privacy in RFID Systems2007
- Within-die delay variability in 90nm FPGAs and beyond2006
- A technique to build a secret key in integrated circuits for identification and authentication applications2004
- Identification and authentication of integrated circuitsConcurrency and Computation: Practice and Experience, 2004
- Silicon physical random functions2002