Rebasing Instruction Prefetching: An Industry Perspective
- 30 October 2020
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Computer Architecture Letters
- Vol. 19 (2) , 147-150
Abstract
Instruction prefetching can play a pivotal role in improving the performance of workloads with large instruction footprints and frequent, costly frontend stalls. In particular, Fetch Directed Prefetching (FDP) is an effective technique to mitigate frontend stalls since it leverages existing branch prediction resources in a processor and incurs very little hardware overhead. Modern processors have been trending towards provisioning more frontend resources, and this bodes well for FDP as it requires these resources to be effective. However, recent academic research has been using outdated and less than optimal frontend baselines that employ smaller structures, which may result in misleading outcomes. In this paper, we present a detailed FDP microarchitecture and evaluate two improvements, better branch history management and post fetch correction. We believe that our FDP-based frontend design can serve as a new reference baseline for instruction prefetching research to bridge the gap between academia and industry.Keywords
This publication has 14 references indexed in Scilit:
- The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoCIEEE Micro, 2020
- AsmDB2019
- Blasting through the Front-End Bottleneck with Shotgun2018
- Boomerang: A Metadata-Free Architecture for Control Flow Delivery2017
- Path confidence based lookahead prefetching2016
- Confluence2015
- Proactive instruction fetch2011
- Experiment flows and microbenchmarks for reverse engineering of branch predictor structures2009
- Design tradeoffs for the alpha EV8 conditional branch predictor2003
- Fetch directed instruction prefetching2003