RISC-V Core for Ethical Intelligent IoT Edge: Analysis & Design Choice
Authors:
- 1 May 2023
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 110-117
Abstract
With the wide deployment of Internet of Things (IoT) solutions, along with the increased demand for incorporating intelligence at the edge, the development of high-performance System-on-Chips (SoC), specifically for edge devices, has gained momentum. Currently, most of the processors used for the development of IoT edge device are ARM architecture based, where license fees are involved. An open-source RISC-V based SoC for IoT edge is the requirement of the day that will accelerate IoT development and widespread deployment. This open-source RISC-V based device needs to be secure and protected from privacy breaches. The first and most crucial step towards developing such a secure and privacy enhanced ethical SoC for the edge, is the choice of RISC-V core. In this paper, the analysis performed for the design choice of the RISC V processor core has been detailed. After surveying the literature, three cores have been shortlisted and synthesized using FPGA device of Virtex® UltraScale+ family from Xilinx. The inferences from the synthesis results and its impact on the architecture of the proposed IoT edge SoC have been presented. The challenges in the design of an ethical edge-IoT SoC have been described. The approach for implementation and evaluation has been discussed.Keywords
This publication has 25 references indexed in Scilit:
- Low Energy Consuming SoC Design for IoT Applications2019
- An Efficient ASIC Implementation of CLEFIA Encryption/Decryption Algorithm With Novel S-Box Architectures2019
- Smart Sensor: SoC Architecture for the Industrial Internet of ThingsIEEE Internet of Things Journal, 2019
- Reconfigurable RISC-V Secure Processor And SoC Integration2019
- The Role of Edge Computing in Internet of ThingsIEEE Communications Magazine, 2018
- GAP-8: A RISC-V SoC for AI at the Edge of the IoT2018
- An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS2018
- A 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC2016
- SHAKTI Processors: An Open-Source Hardware Initiative2016
- Improved (and Practical) Public-Key Authentication for UHF RFID TagsLecture Notes in Computer Science, 2013