Reconfigurable RISC-V Secure Processor And SoC Integration
Authors:
- 1 February 2019
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 827-832
Abstract
In IoT (Internet of Things) applications, security issues are increasingly attracting attention. However, current embedded processors lack cryptographic protection mechanism. In this paper, an austere RISC-V core processor with RV32I subset instruction is deemed as a master device to cooperate with an AES cryptographic engine in an SoC, due to its openness and flexibility. This core contains separate instructions and a data bus connected to a Wishbone crossbar. A Spartan-6 XC6SLX9 board is taken as an architecture protocol verification platform, where the peak operating frequency of the RISC-V core and the encryption SoC is 105MHz and 111.5MHz, respectively. The hardware resource utilization is reduced compared with the MIPS core with identical efforts.Keywords
This publication has 8 references indexed in Scilit:
- A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set ExtensionMicroprocessors and Microsystems, 2018
- Towards a Green and Secure Architecture for Reconfigurable IoT End-Devices2018
- Single cycle RISC-V micro architecture processor and its FPGA prototype2017
- LACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs2017
- Study of secure boot with a FPGA-based IoT device2017
- Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint DevicesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
- A RISC-V instruction set processor-micro-architecture design and analysis2016
- Rapid single-chip secure processor prototyping on the OpenSPARC FPGA platform2011