The Design of an RS Decoder Based on the mCS-RiBM Algorithm for 100 Gb/s Optical Communication Systems
- 9 May 2018
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 66 (1) , 76-80
Abstract
In this paper, we propose the modified compensated simplified reformulated inversionless Berlekamp-Massey (mCS-RiBM) algorithm, which is proved to successfully remove one redundant processing element (PE) and eliminate one iteration in comparison to the original CS-RiBM algorithm. Given the requirements of high speed and low complexity, we design a 16-channel two-parallel RS-FEC architecture based on the mCS-RiBM algorithm for 100 Gb/s optical communication systems. To further increase the throughput, the technique of pipelining is adopted in the three blocks of the RS decoder. The proposed architecture has been designed and synthesized with TSMC 90nm CMOS technology library. Synthesis results illustrate that the proposed architecture can operate up to 625MHz, and achieve a throughput rate of 162 Gb/s with a total gate count of 255,400.Keywords
Funding Information
- National Natural Science Foundation of China (61474080)
- Program for New Century Excellent Talents at University of China
This publication has 10 references indexed in Scilit:
- Area-Efficient Reed–Solomon Decoder Using Recursive Berlekamp–Massey Architecture for Optical Communication SystemsIEEE Communications Letters, 2017
- Efficient Berlekamp-Massey Algorithm and Architecture for Reed-Solomon DecoderJournal of Signal Processing Systems, 2016
- 16-channel two-parallel reed-solomon based forward error correction architecture for optical communications2015
- Initial settings of Berlekamp‐Massey algorithm for efficient hardware implementationElectronics Letters, 2013
- An ultra high-speed time-multiplexing Reed-Solomon-based FEC architecture2012
- New Cost-Effective Simplified Euclid’s Algorithm for Reed-Solomon DecodersJournal of Signal Processing Systems, 2012
- An area-efficient truncated inversionless Berlekamp-Massey architecture for Reed-Solomon decoders2011
- Area-Efficient VLSI Design of Reed–Solomon Decoder for 10GBase-LX4 Optical Communication SystemsIEEE Transactions on Circuits and Systems II: Express Briefs, 2006
- New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoderIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- High-speed architectures for Reed-Solomon decodersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001