An ultra high-speed time-multiplexing Reed-Solomon-based FEC architecture
Authors:
- 1 November 2012
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 47, 451-454
Abstract
A high-speed low-complexity time-multiplexing Reed-Solomon (RS)-based forward error correction (FEC) architecture based on pipelined truncated inversionless Berlekamp-Massey (pTiBM) algorithm is presented. The proposed architecture has very high speed and very low hardware complexity compared with conventional RS-based FEC architectures. A high-throughput data rate is facilitated by employing a three-parallel processing pipelining technique and modified syndrome computation block. The time-multiplexing method for pTiBM architecture is used in the parallel RS decoder to reduce hardware complexity. The proposed architecture has been designed and implemented with 90-nm CMOS technology. Synthesis results show that the proposed 16-channel Reed-Solomon-based FEC architecture requires 417,600 gates and can operate at 640 MHz to achieve a throughput of 240 Gb/s.Keywords
This publication has 7 references indexed in Scilit:
- Area-efficient truncated Berlekamp-Massey architecture for Reed-Solomon decoderElectronics Letters, 2011
- Area-efficient reed-solomon decoder design for optical communicationsIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- 100-Gb/s three-parallel Reed-Solomon based foward error correction architecture for optical communications2008
- Two-parallel Reed-Solomon based FEC architecture for optical communicationsIEICE Electronics Express, 2008
- Area-Efficient VLSI Design of Reed–Solomon Decoder for 10GBase-LX4 Optical Communication SystemsIEEE Transactions on Circuits and Systems II: Express Briefs, 2006
- High-speed VLSI architecture for parallel Reed-Solomon decoderIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- 10- and 40-Gb/s forward error correction devices for optical communicationsIEEE Journal of Solid-State Circuits, 2002