eDRAM-based tiered-reliability memory with applications to low-power frame buffers
Authors:
Open Access
- 11 August 2014
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 333-338
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM2013
- AVid: Annotation driven video decoding for hybrid memories2012
- Adjustable supply voltages and refresh cycle for process variations, temperature changes, and device degradation adaptation in 1T1C embedded DRAM2011
- EnerJACM SIGPLAN Notices, 2011
- FlikkerACM SIGPLAN Notices, 2011
- Reducing cache power with low-cost, multi-bit error-correcting codesACM SIGARCH Computer Architecture News, 2010
- Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.02007
- Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM2006
- TFT-LCD Application Specific Low Power SRAM Using Charge-Recycling Technique2005
- Image quality assessment: from error visibility to structural similarityIEEE Transactions on Image Processing, 2004