Adjustable supply voltages and refresh cycle for process variations, temperature changes, and device degradation adaptation in 1T1C embedded DRAM
- 1 December 2011
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 21620601,p. 124-129
Abstract
In the present investigation, we have devised an innovative approach to dynamically set supply voltages and refresh cycle for 1T1C embedded Dynamic Random Access Memory (eDRAM). The approach helps us to reduced power consumption. The eDRAM is usually designed to sustain the worst operating conditions, and the chip is very rarely operated under these conditions. We, thus exploit the design slack while operating under more favorable conditions to power consumptions. Simulation results indicated that the power consumption can be saved more than 10 times when the chip is normally operated, which is highly significant in the chip operation. This keeps the chip cool and operating temperature will be well under control which helps in averting device degradation and ultimate breakdown.Keywords
This publication has 5 references indexed in Scilit:
- Variation-Aware Adaptive Voltage Scaling SystemIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007
- An 800-MHz embedded DRAM with a concurrent refresh modeIEEE Journal of Solid-State Circuits, 2005
- A 500-MHz multi-banked compilable DRAM macro with direct write and programmable pipeliningIEEE Journal of Solid-State Circuits, 2005
- Review and future prospects of low-voltage RAM circuitsIBM Journal of Research and Development, 2003
- A 1.6-GByte/s DRAM with flexible mapping redundancy technique and additional refresh schemeIEEE Journal of Solid-State Circuits, 1999