Multi-mode Unrolled Architectures for Polar Decoders
Authors:
- Pascal GiardPGPascal Giard
- Gabi SarkisGSGabi Sarkis
- Claude ThibeaultCTClaude Thibeault
- Warren J. GrossWGWarren J. Gross
Preprint
Abstract
In this work, we present a family of architectures for polar decoders using a reduced-complexity successive-cancellation decoding algorithm that employs unrolling to achieve extremely high throughput values while retaining moderate implementation complexity. The resulting fully-unrolled, deeply-pipelined architecture is capable of achieving a coded throughput in excess of 1 Tbps on a 65 nm ASIC at 500 MHz---three orders of magnitude greater than current state-of-the-art polar decoders. However, unrolled decoders are built for a specific, fixed code. Therefore we also present a new method to enable the use of multiple code lengths and rates in a fully-unrolled polar decoder architecture. This method leads to a length- and rate-flexible decoder while retaining the very high speed typical to unrolled decoders. The resulting decoders can decode a master polar code of a given rate and length, and several shorter codes of different rates and lengths. We present results for two versions of a multi-mode decoder supporting eight and ten different polar codes, respectively. Both are capable of a peak throughput of 25.6 Gbps. For each decoder, the energy efficiency for the longest supported polar code is shown to be of 14.8 pJ/bit at 250 MHz and of 8.8 pJ/bit at 500 MHz.Keywords
All Related Versions
This publication has 14 references indexed in Scilit:
- Fast Low-Complexity Decoders for Low-Rate Polar CodesJournal of Signal Processing Systems, 2016
- Flexible and Low-Complexity Encoding and Decoding of Systematic Polar CodesIEEE Transactions on Communications, 2016
- A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational LogicIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- 237 Gbit/s unrolled hardware polar decoderElectronics Letters, 2015
- Fast Polar Decoders: Algorithm and ImplementationIEEE Journal on Selected Areas in Communications, 2014
- Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit DecodingIEEE Transactions on Circuits and Systems I: Regular Papers, 2013
- A new dimension of parallelism in ultra high throughput LDPC decoding2013
- Hardware Implementation of Successive-Cancellation Decoders for Polar CodesJournal of Signal Processing Systems, 2012
- A Simplified Successive-Cancellation Decoder for Polar CodesIEEE Communications Letters, 2011
- Systematic Polar CodingIEEE Communications Letters, 2011