Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip
- 16 September 2024
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Applied Superconductivity
- Vol. 34 (9) , 1-7
Abstract
Due to power consumption and speed limitations, the development of CMOS-based large-scale integrated circuits has stagnated in the post-Moore era. While superconducting digital integrated circuit is a promising solution due to its low power consumption and latency. However, the lack of large-scale cryogenic storage units prevents most superconducting chips from being deployed in practical applications. To fully utilize the advantages of superconducting chips and successfully apply them in processing large datasets, we propose a novel heterogeneous processor based on CMOS-based circuits and superconducting chips for processing pattern-matching tasks. In our proposed architecture, a novel communication architecture that enables high-speed, reliable communication between 12GHz superconducting chips and CMOS circuits is proposed. The hardware overhead for high-speed communication in superconducting chips can be minimized by this approach. Additionally, the data communication rate of a single channel can reach 12Gbps. Simultaneously, we present a 12GHz, large-scale superconducting chip with 6286 Josephson Junctions that can perform 16-bit pattern matching using the SIMIT-Nb03 process. We have successfully applied our proposed heterogeneous processor to the gene sequence alignment. The processor that uses only one superconducting chip has a throughput of 1.5 Gbp/s (billion base pairs per second), whereas a processor with two superconducting chips has 3 Gbp/s.Keywords
Funding Information
- National Natural Science Foundation of China (U19A2080)
- CAS Strategic Leading Science and Technology (XDA27040303, XDB4400000)
- Strategic Priority Research Program of Chinese Academy of Sciences (XDA18000000)
This publication has 19 references indexed in Scilit:
- An energy-efficient 32-bit bit-parallel superconducting SFQ specialized processorSuperconductivity, 2024
- Fast Genome Analysis Leveraging Exact String Matching2022
- Design and Implementation of a Single Flux Quantum Logic-Based Memory Controller for Josephson-CMOS Hybrid Memory SystemsIEEE Transactions on Applied Superconductivity, 2020
- Demonstration of a Single-Flux-Quantum Microprocessor Operating With Josephson-CMOS Hybrid MemoryIEEE Transactions on Applied Superconductivity, 2020
- High Performance Pattern Matching Using the Automata Processor2016
- High-Density Shift-Register-Based Rapid Single-Flux-Quantum Memory System for Bit-Serial MicroprocessorsIEEE Transactions on Applied Superconductivity, 2016
- 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ MicroprocessorsIEEE Transactions on Applied Superconductivity, 2015
- A 40 Gb/s Serial Link Transceiver in 28 nm CMOS TechnologyIEEE Journal of Solid-State Circuits, 2014
- 64-kb Hybrid Josephson-CMOS 4 Kelvin RAM With 400 ps Access Time and 12 mW Read PowerIEEE Transactions on Applied Superconductivity, 2012
- Design and Implementation of 64-kb CMOS Static RAMs for Josephson-CMOS Hybrid MemoriesIEEE Transactions on Applied Superconductivity, 2012