The cryogenic operation of partially depleted silicon-on-insulator inverters
Authors:
- E. SimoenESE. Simoen
- C. ClaeysCCC. Claeys
- 1 June 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (6) , 1100-1105
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- Low temperature CMOS-compatible JFET'sJournal de Physique IV, 1994
- Impact of twin-gate concept on silicon-on-insulatorinvertersElectronics Letters, 1994
- Selfheating effects in silicon resistors operated at cryogenic ambient temperaturesSolid-State Electronics, 1993
- Evaluation of GaAs FETs for cryogenic readout1992
- Twin-MOSFET structure for suppression of kink and parasitic bipolar effects in SOI MOSFETs at room and liquid helium temperaturesSolid-State Electronics, 1992
- DC characteristics of submicrometer CMOS inverters operating over the whole temperature range of 4.2-300 KIEEE Transactions on Electron Devices, 1992
- Fully symmetric cooled CMOS onIEEE Transactions on Electron Devices, 1989
- Digital characteristics of CMOS devices at cryogenic temperaturesIEEE Journal of Solid-State Circuits, 1989
- Cryogenic temperature dependence of the voltage transfer characteristics of CMOS invertersSolid-State Electronics, 1988
- Behavior of CMOS inverters at cryogenic temperaturesSolid-State Electronics, 1985