Design of an on-chip stepwise ramp generator for ADC static BIST applications
Authors:
- 1 June 2015
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-6
Abstract
This work presents guidelines for the design of an on-chip ramp signal generator for static Built-In Self-Test (BIST) of ADCs. The proposed ramp generator is based on a fully-differential switched-capacitor (SC) integrator conveniently modified to produce a very small integration gain. The main non-idealities affecting the linearity of the generator are discussed on a practical implementation in a 65nm CMOS technology. Electrical simulation results at transistor level are provided to verify the feasibility and performance of the proposed approach.Keywords
This publication has 13 references indexed in Scilit:
- Testing High-Resolution ADCs With Low-Resolution/Accuracy Deterministic Dynamic Element Matched DACsIEEE Transactions on Instrumentation and Measurement, 2007
- A Deterministic Dynamic Element Matching Approach for Testing High-Resolution ADCs With Low-Accuracy ExcitationsIEEE Transactions on Instrumentation and Measurement, 2006
- Test time reduction of successive approximation register A/D converter by selective code measurement2006
- Accurate Testing of Analog-to-Digital Converters Using Low Linearity Signals With Stimulus Error Identification and RemovalIEEE Transactions on Instrumentation and Measurement, 2005
- Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applicationsIEE Proceedings - Circuits, Devices and Systems, 2004
- Analysis of switched-capacitor common-mode feedback circuitIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- A high accuracy triangle-wave signal generator for on-chip ADC testing2003
- On-chip ramp generators for mixed-signal BIST and ADC self-testIEEE Journal of Solid-State Circuits, 2003
- Thermal noise analysis of multi-input SC-integrators for delta-sigma modulator design2002
- Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilizationProceedings of the IEEE, 1996