An Input Data and Power Noise Inducing Clock Jitter Tolerant Reference-Less Digital CDR for LCD Intra-Panel Interface
Authors:
- 20 January 2017
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 64 (4) , 823-835
Abstract
This paper presents a reference-less digital clock and data recovery (CDR) for liquid crystal display (LCD) intra-panel interfaces. The increments of the display resolution, the color depth, and frame rate demand high speed transmission capacity between timing controller and source driver IC (SDIC). As the data rate increases, the performances of the CDR in the SDIC especially for the tolerance of input jitter and ground noise become important to recover the data without an error. This work exploits the half-bit previous input data with feed forward method and early/late signal from CDR to be tolerant to the input jitter and power noise. Two prototypes are tested with half-rate clocking at 5 Gb/s data rate, and quarter-late clocking at 10 Gb/s data rate. Both 5 Gb/s and 10 Gb/s prototypes improve the tolerance of the input jitter and power noise. Fabricated in 65 nm CMOS technology, the test chips consume 17.44 mW and 20.7 mW, respectively.Keywords
This publication has 23 references indexed in Scilit:
- A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency AcquisitionIEEE Journal of Solid-State Circuits, 2015
- A Reference-Less Single-Loop Half-Rate Binary CDRIEEE Journal of Solid-State Circuits, 2015
- P‐176L: Late‐News Poster : A 3.7Gb/s Clock‐embedded Intra‐Panel Interface for the Large‐sized UHD 120Hz LCD TV ApplicationSID Symposium Digest of Technical Papers, 2014
- 31.4: A 3.4Gbps/lane Low Overhead Clock Embedded Intra‐panel Interface for High Resolution and Large‐Sized TFT‐LCDsSID Symposium Digest of Technical Papers, 2013
- A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time2007
- A 1.6Gbps Digital Clock and Data Recovery Circuit2006
- A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary LinksIEEE Journal of Solid-State Circuits, 2006
- A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process2004
- Predicting Data-Dependent JitterIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2004
- A 155-MHz clock recovery delay- and phase-locked loopIEEE Journal of Solid-State Circuits, 1992