Study of N-channel MOSFETs with an enclosed-gate layout in a 0.18 /spl mu/m CMOS technology
Authors:
- D.M. GingrichDGD.M. Gingrich
- 15 August 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 52 (4) , 861-867
Abstract
Enclosed-gate layout MOSFETs with guard rings have been fabricated in a commercial 0.18 /spl mu/m complementary metal-oxide-semiconductor technology. The static, small signal, and noise performance of the MOSFETs were determined before and after being subjected to ionizing radiation. The transistor design could provide the basis for low-noise radiation-tolerant circuits.Keywords
This publication has 12 references indexed in Scilit:
- Radiation tolerant ASIC for controlling switched-capacitor arraysIEEE Transactions on Nuclear Science, 2004
- A 0.13-/spl mu/m CMOS serializer for data and trigger optical links in particle physics experimentsIEEE Transactions on Nuclear Science, 2004
- Submicron CMOS technologies for low-noise analog front-end circuitsIEEE Transactions on Nuclear Science, 2002
- A new NMOS layout structure for radiation toleranceIEEE Transactions on Nuclear Science, 2002
- Radiation hardness perspectives for the design of analog detector readout circuits in the 0.18-/spl mu/m CMOS generationIEEE Transactions on Nuclear Science, 2002
- Experimental study and modeling of the white noise sources in submicron Pand N-MOSFETsIEEE Transactions on Nuclear Science, 2001
- Noise characterization of a 0.25 CMOS technology for the LHC experimentsNuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2001
- Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layoutSolid-State Electronics, 2000
- Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chipNuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2000
- Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspectsIEEE Transactions on Nuclear Science, 1999