A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation

This publication has 15 references indexed in Scilit:

• A Plug and Play IoT Wi-Fi Smart Home System for Human Monitoring
  Electronics, 2018
• Accelerating video and image processing design for FPGA using HDL coder and simulink
  2015
• MuSA: Wearable Multi Sensor Assistant for Human Activity Recognition and Indoor Localization
  2015
• CARDEAGate: Low-cost, ZigBee-based localization and identification for AAL purposes
  2015
• Modular Design of Fully Pipelined Reduction Circuits on FPGAs
  IEEE Transactions on Parallel and Distributed Systems, 2012
• A high-performance double precision accumulator
  2009
• Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design
  2009
• High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs
  IEEE Transactions on Parallel and Distributed Systems, 2007
• Advanced Components in the Variable Precision Floating-Point Library
  2006
• Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques
  IEEE Transactions on Computers, 2000