Efficient drivers, receivers and repeaters for low power CMOS bus architectures
Authors:
- A. RjoubARA. Rjoub
- O. KoufopavlouOKO. Koufopavlou
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 789-794
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Low voltage swing circuits for low dissipation busses2002
- Design of low power CMOS drivers based on charge recycling2002
- Low Power Design Methodologies1996
- Low-power CMOS/BiCMOS drivers and receivers for on-chip interconnectsIEEE Journal of Solid-State Circuits, 1995
- An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI'sIEEE Journal of Solid-State Circuits, 1995
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993
- Accurate simulation of power dissipation in VLSI circuitsIEEE Journal of Solid-State Circuits, 1986