A noise-shaping SAR ADC for energy limited applications in 90 nm CMOS technology

This publication has 26 references indexed in Scilit:

• An efficient threshold voltage generation for SAR ADCs
  Analog Integrated Circuits and Signal Processing, 2013
• A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR
  Analog Integrated Circuits and Signal Processing, 2012
• A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction
  IEEE Journal of Solid-State Circuits, 2011
• D/A conversion networks for high-resolution SAR A/D converters
  Electronics Letters, 2011
• Statistical analysis on the effect of capacitance mismatch in a high‐resolution successive‐approximation ADC
  IEEJ Transactions on Electrical and Electronic Engineering, 2010
• nth-order multi-bit ΣΔ ADC using SAR quantiser
  Electronics Letters, 2010
• A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
  Analog Integrated Circuits and Signal Processing, 2010
• An ultra-low power successive approximation A/D converter with time–domain comparator
  Analog Integrated Circuits and Signal Processing, 2010
• Managing Subthreshold Leakage in Charge-Based Analog Circuits With Low-$V_rm TH$Transistors by Analog T- Switch (AT-Switch) and Super Cut-off CMOS (SCCMOS)
  IEEE Journal of Solid-State Circuits, 2006
• Low-voltage double-sampled ΣΔ converters
  IEEE Journal of Solid-State Circuits, 1997