A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
Author:
- 15 August 2010
- journal article
- Published by Springer Nature in Analog Integrated Circuits and Signal Processing
- Vol. 66 (2) , 213-221
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Practical Strategies for Power-Efficient Computing TechnologiesProceedings of the IEEE, 2010
- A low-voltage wide-input CMOS comparator for sensor application using back-gate techniqueBiosensors and Bioelectronics, 2004
- A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters2003
- A rail-to-rail input-range CMOS voltage comparator2002
- Low-power BiCMOS op-amp with integrated current-mode charge pumpIEEE Journal of Solid-State Circuits, 2000
- Ultra low-voltage/low-power digital floating-gate circuitsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converterIEEE Journal of Solid-State Circuits, 1999
- A -90-dB THD rail-to-rail input opamp using a new local charge pump in CMOSIEEE Journal of Solid-State Circuits, 1998
- Designing 1-V op amps using standard digital CMOS technologyIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
- A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swingIEEE Journal of Solid-State Circuits, 1997