A novel macromodel for power estimation in CMOS structures

This publication has 14 references indexed in Scilit:

• Explicit evaluation of short circuit power dissipation for CMOS logic structures
  1995
• Modeling the influence of the transistor gain ratio and the input-to-output coupling capacitance on the CMOS inverter delay
  IEEE Journal of Solid-State Circuits, 1994
• Power efficient technology decomposition and mapping under an extended power consumption model
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Short-circuit power dissipation estimation for CMOS logic gates
  IEEE Transactions on Circuits and Systems I: Regular Papers, 1994
• Comments on "A module generator for optimized CMOS buffers
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Input waveform slope effects in CMOS delays
  IEEE Journal of Solid-State Circuits, 1990
• Explicit formulation of delays in CMOS data paths
  IEEE Journal of Solid-State Circuits, 1988
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Accurate simulation of power dissipation in VLSI circuits
  IEEE Journal of Solid-State Circuits, 1986
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984