Explicit formulation of delays in CMOS data paths

This publication has 14 references indexed in Scilit:

• Explicit formulation of delays in CMOS VLSI
  Electronics Letters, 1987
• CMOS differential pass-transistor logic design
  IEEE Journal of Solid-State Circuits, 1987
• Evolution of CAD tools towards third generation custom VLSI design
  Revue de Physique Appliquée, 1987
• A Fast-Timing Simulator for Digital MOS Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Delay-time evaluation in ED MOS logic LSI
  IEEE Journal of Solid-State Circuits, 1986
• Formal design procedures for pass transistor switching circuits
  IEEE Journal of Solid-State Circuits, 1985
• Algorithms for automatic transistor sizing in CMOS digital circuits
  1985
• Switch-Level Delay Models for Digital MOS VLSI
  1984
• Delay-Time Modeling for ED MOS Logic LSI
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
• A design of CMOS polycell for LSI circuits
  IEEE Transactions on Circuits and Systems, 1981