Design and energy-efficient architectures for nonvolatile static random access memory using magnetic tunnel junctions
Authors:
- Daiki KitagataDKDaiki Kitagata
- Shuu’IChirou YamamotoSYShuu’IChirou Yamamoto
- Satoshi SugaharaSSSatoshi Sugahara
- 5 March 2019
- journal article
- research article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 58 (SB) , SBBB12
Abstract
Design methodology for nonvolatile SRAM (NV-SRAM) using magnetic tunnel junctions (MTJs) and architectures for improving its energy efficiency are investigated. The cell is comprised of an ordinary 6T-SRAM cell and MTJs connected to its storage nodes through additional pass transistors that enable it to electrically separate the MTJs from the 6T cell part during the normal SRAM operation mode. From the viewpoints of the stabilities (noise margins) of all the operation modes and the store currents to the MTJs with careful consideration for device process variability, the design methodology is developed. The energy efficiency is dramatically enhanced by reducing leakage currents during the normal SRAM operation and shutdown modes and by optimizing store energy to the MTJs. A newly introduced hierarchical store-free (HSF) architecture is also highly effective at improving the energy efficiency. The energy performance is computationally analyzed and experimentally verified using circuit parameters extracted from fabricated test-element-group circuits of the NV-SRAM.Keywords
This publication has 19 references indexed in Scilit:
- Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configurationMicroprocessors and Microsystems, 2016
- Comparative Study of Power-Gating Architectures for Nonvolatile FinFET-SRAM Using Spintronics-Based Retention Technology2015
- Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logicThe European Physical Journal Applied Physics, 2013
- Coding Last Level STT-RAM Cache for High Endurance and Low PowerIEEE Computer Architecture Letters, 2013
- Cache revive2012
- Room-Temperature Microjoining of LSI Chips on Poly(ethylene naphthalate) Film Using Mechanical Caulking of Au Cone BumpJapanese Journal of Applied Physics, 2012
- Nonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systemsElectronics Letters, 2011
- Nonvolatile static random access memory based on spin-transistor architectureJournal of Applied Physics, 2009
- A 1-V high-speed MTCMOS circuit scheme for power-down application circuitsIEEE Journal of Solid-State Circuits, 1997
- 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOSIEEE Journal of Solid-State Circuits, 1995