Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configuration

This publication has 8 references indexed in Scilit:

• Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
• STT-RAM Cache Hierarchy With Multiretention MTJ Designs
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013
• Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory
  IEEE Transactions on Signal Processing, 2013
• NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012
• STT-RAM Cell Optimization Considering MTJ and CMOS Variations
  IEEE Transactions on Magnetics, 2011
• The gem5 simulator
  ACM SIGARCH Computer Architecture News, 2011
• Advances and Future Prospects of Spin-Transfer Torque Random Access Memory
  IEEE Transactions on Magnetics, 2010
• Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009