A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion
Authors:
- Dominik LorenzDLDominik Lorenz
- Winfried KampWKWinfried Kamp
- Ronald KuenemundRKRonald Kuenemund
- Doris Schmitt-LandsiedelDSDoris Schmitt-Landsiedel
- 24 June 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 43 (7) , 1666-1676
Abstract
Time-to-digital converters (TDCs) are promising building blocks for the digitalization of mixed-signal functionality in ultra-deep-submicron CMOS technologies. A short survey on state-of-the-art TDCs is given. A high-resolution TDC with low latency and low dead-time is proposed, where a coarse time quantization derived from a differential inverter delay-line is locally interpolated with passive voltage dividers. This high-resolution TDC is monotonic by construction which makes the concept very robust against process variations. The feasibility is demonstrated by a 90 nm demonstrator which uses a 4x interpolation and provides a time domain resolution of 4.7 ps. An integral nonlinearity of 1.2 LSB and a differential nonlinearity of 0.6 LSB are achieved. The resolution restrictions imposed by an uncertainty of the stop signal and local variations are derived theoretically.Keywords
This publication has 12 references indexed in Scilit:
- Variation tolerant high resolution and low latency time-to-digital converterESSCIRC 2007 - 33rd European Solid-State Circuits Conference, 2007
- A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation2007
- A CMOS Time-to-Digital Converter With Better Than 10 ps Single-Shot PrecisionIEEE Journal of Solid-State Circuits, 2006
- 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOSIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000
- A CMOS pulse-shrinking delay element for time interval measurementIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- The use of stabilized CMOS delay lines for the digitization of short time intervalsIEEE Journal of Solid-State Circuits, 1993
- An 8-b 650-MHz folding ADCIEEE Journal of Solid-State Circuits, 1992
- Digital Time IntervalometerReview of Scientific Instruments, 1968