A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology
Author:
- M. SoyuerMSM. Soyuer
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (12) , 1310-1313
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- IBM Enterprise Systems multimode fiber optic technologyIBM Journal of Research and Development, 1992
- Multigigahertz voltage-controlled oscillators in advanced silicon bipolar technologyIEEE Journal of Solid-State Circuits, 1992
- A PLL-based 2.5-Gb/s GaAs clock and data regenerator ICIEEE Journal of Solid-State Circuits, 1991
- A DC-Balanced, Partitioned-Block, 8B/10B Transmission CodeIBM Journal of Research and Development, 1983
- Frequency Detectors for PLL Acquisition in Timing and Carrier RecoveryIEEE Transactions on Communications, 1979
- Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian NoiseIEEE Transactions on Communications, 1972
- Pull-In Range of a Phase-Locked Loop With a Binary Phase ComparatorBell System Technical Journal, 1970