Impact of scaling on soft-error rates in commercial microprocessors
Authors:
- Xiaowei ZhuXZXiaowei Zhu
- L.W. MassengillLML.W. Massengill
- 1 December 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 49 (6) , 3100-3106
Abstract
The impact of technology scaling and logic design on the /spl alpha/-particle and neutron-induced soft-error rate (SER) of Alpha microprocessors (HP Alpha Development Group, Shrewsbury, MA) has been investigated. Our results indicate that the reduced charge-collection efficiency at the device level as well as circuit- and system-level mitigation techniques have successfully combatted the scaling trend of the critical charge. Process scaling and the introduction of flip-chip packaging have resulted in a nonnegligible contribution of /spl alpha/-particle-induced failure rates to the core-logic SER, whose overall importance has increased considerably since the implementation of error-correction codes.Keywords
This publication has 10 references indexed in Scilit:
- The Alpha 21264 microprocessor architecture2002
- Frequency dependence of soft error rates for sub-micron CMOS technologies2002
- Historical trend in alpha-particle induced soft error rates of the Alpha/sup TM/ microprocessor2002
- Impact of CMOS process scaling and SOI on the soft error rates of logic processes2002
- Coming challenges in microarchitecture and architectureProceedings of the IEEE, 2001
- Impact of CMOS technology scaling on the atmospheric neutron soft error rateIEEE Transactions on Nuclear Science, 2000
- High-performance microprocessor designIEEE Journal of Solid-State Circuits, 1998
- Comparison of error rates in combinational and sequential logicIEEE Transactions on Nuclear Science, 1997
- A 433-MHz 64-b quad-issue RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- Cosmic and terrestrial single-event radiation effects in dynamic random access memoriesIEEE Transactions on Nuclear Science, 1996