Efficient Neural Network-Based Compact Modeling for Novel Device Structures Using a Multi-Fidelity Model and Active Learning
Open Access
- 8 December 2024
- journal article
- research article
- Published by MDPI AG in Electronics
- Vol. 13 (23) , 4840
Abstract
Neural network (NN)-based compact modeling methodologies are gaining attention due to the challenges of device complexity, narrow model coverage, and SPICE simulation speed in advanced semiconductor technology nodes. As device complexity increases, the number of process and structural variables also increases, which significantly increases the amount of technology computer-aided design (TCAD) simulation data required for NN-based compact modeling. This study proposes a multi-fidelity model and active learning approach to predict global and local variations of nanosheet FETs (NSFETs) with less than 1.5% error, significantly reducing the number of required TCAD simulations by more than half compared with conventional modeling techniques. In addition, the simplified NN model with a smaller training dataset significantly reduces the SPICE simulation time.Keywords
Funding Information
- Korea Government, Ministry of Science and ICT (MSIT) (2021-0-00754, 2020R1A5A1019649, P0023704)
- Korean Ministry of Trade, Industry and Energy (MOTIE) (2021-0-00754, 2020R1A5A1019649, P0023704)
This publication has 28 references indexed in Scilit:
- Enhancement and Expansion of the Neural Network-Based Compact Model Using a Binning MethodIEEE Journal of the Electron Devices Society, 2023
- Machine Learning-Assisted Device Modeling With Process Variations for Advanced TechnologyIEEE Journal of the Electron Devices Society, 2023
- Fast and Expandable ANN-Based Compact Model and Parameter Extraction for Emerging TransistorsIEEE Journal of the Electron Devices Society, 2023
- Simulations of Statistical Variability in n-Type FinFET, Nanowire, and Nanosheet FETsIEEE Electron Device Letters, 2021
- Comprehensive Analysis of Source and Drain Recess Depth Variations on Silicon Nanosheet FETs for Sub 5-nm Node SoC ApplicationIEEE Access, 2020
- Systematic DC/AC Performance Benchmarking of Sub-7-nm Node FinFETs and Nanosheet FETsIEEE Journal of the Electron Devices Society, 2018
- A survey of adaptive sampling for global metamodeling in support of simulation-based complex engineering designStructural and Multidisciplinary Optimization, 2017
- Artificial neural network design for compact modeling of generic transistorsJournal of Computational Electronics, 2017
- Taking the Human Out of the Loop: A Review of Bayesian OptimizationProceedings of the IEEE, 2015
- Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistorsJournal of Applied Physics, 2007