A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters
Authors:
- Charles G. SodiniCSCharles G. Sodini
- 23 July 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (8) , 1710-1722
Abstract
A wideband software-defined digital-RF modulator targeting Gb/s data rates is presented. The modulator consists of a 2.625-GS/s digital DeltaSigma modulator, a 5.25-GHz direct digital-RF converter, and a fourth-order auto-tuned passive LC RF bandpass filter. The architecture removes high dynamic range analog circuits from the baseband signal path, replacing them with high-speed digital circuits to take advantage of digital CMOS scaling. The integration of the digital-RF converter with an RF bandpass reconstruction filter eliminates spurious signals and noise associated with direct digital-RF conversion. An efficient passgate adder circuit lowers the power consumption of the high-speed digital processing and a quadrature digital-IF approach is employed to reduce LO feedthrough and image spurs. The digital-RF modulator is software programmable to support variable bandwidths, adaptive modulation schemes, and multi-channel operation within a frequency band. A prototype IC built in 0.13-mum CMOS demonstrates a data rate of 1.2 Gb/s using OFDM modulation in a bandwidth of 200 MHz centered at 5.25 GHz. In-band LO and image spurs are less than -59 dBc without requiring calibration. The modulator consumes 187 mW and occupies a die area of 0.72 mm2.Keywords
This publication has 18 references indexed in Scilit:
- A 2.5-GHz low-power, high dynamic range, self-tuned Q-enhanced LC filter in SOIIEEE Journal of Solid-State Circuits, 2005
- Radio frequency digital-to-analog converterIEEE Journal of Solid-State Circuits, 2004
- A digital quadrature modulator with on-chip d/a converterIEEE Journal of Solid-State Circuits, 2003
- RF-CMOS oscillators with switched tuning2002
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- A 70-mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalizationIEEE Journal of Solid-State Circuits, 1997
- A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop schemeIEEE Journal of Solid-State Circuits, 1994
- Double Interpolation for Digital-to-Analog ConversionIEEE Transactions on Communications, 1986
- High-frequency CMOS continuous-time filtersIEEE Journal of Solid-State Circuits, 1984
- A precise four-quadrant multiplier with subnanosecond responseIEEE Journal of Solid-State Circuits, 1968